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Abstract 
Power bus design is a critical aspect in 
high-speed digital circuit designs. A circuit 
extraction approach based on a mixed- 
potential integral equation formulation is 
presented herein to model arbitrary multilayer 
power bus structures including vertical 
discontinuities associated with surface mount 
(SMT) decoupling capacitor interconnects. 
Both conductor and dielectric losses are 
incorporated, and included into the first 
principles formulation. The agreement of 
modeling and measurements demonstrates its 
effectiveness and utilization in power bus 
designs. 
I. Introduction 
High-speed digital circuit designs 
commonly use a power bus structure with two 
or more planes. entirely devoted into power 
and ground. This geometry provides a high- 
frequency inter-plane capacitance that is 
effective in decoupling high-frequency noise, 
when bulk and surface mount technology 
(SMT) capacitors may be ineffective, at 
frequencies where the board distributed 
resonances dominate [ 11. The design of the 
power bus structure, including the placement 
of decoupling capacitors, is an important 
design aspect [ 2 ] ,  especially with higher clock 
frequencies, faster edge rates, and more dense 
circuit layouts. Simultaneous switching noise 
(delta-I noise) generated by integrated circuit 
(IC) chips propagates on power and ground 
planes, resulting in interference among 
various circuits, and can couple to the chassis 
cavity as well to radiate through apertures, 
slots, and other radiation mechanisms. There 
are suggested approaches for reducing the 
effects of this high-frequency noise in 
practical designs, such as using power island 
structures, placement of decoupling 
capacitors, using high-dielectric-constant 
materials in the power layer, high-loss 
materials, etc. However, proven guidelines 
are not well established. Power bus modeling 
provides a more cost-effective, quick-and- 
easy way of performing various what-if 
scenarios that can be easily used to verify 
designs, as well as develop general guidelines 
for similar applications, compared with 
hardware trial-and-error. A good power-bus 
modeling tool should be able to handle 
commonly used geometries, be easily 
incorporated into high-speed digital designs, 
be accurate and fast, and have a good user 
interface. 
A full-wave power bus modeling 
approach, denoted CEMPZE, to designate a 
- Circuit Extraction approach based on a 
- Mixed-rotential _Integral Equation (MPIE) 
formulation is presented herein. Circuit 
models have several advantages over 
electromagnetic models. Their quantities are 
currents and voltages, which are more 
intuitive and easily used with other signal 
integrity tools than field quantities. Further, 
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Figure 1: A typical power bus structure, with arbitrary metallization on the power layer(s). 
the extracted circuit model is reusable for 
various frequency- and time-domain 
modeling. Conductor and dielectric losses can 
be both included in the first principles 
formulation. This approach is not only 
suitable for power bus modeling, but also 
easily extended to applications of planar 
structures with multiple planes. 
11. MPIE Formulation 
The mixed-potential integral equation 
(MPIE) formulation used in the CEMPIE 
modeling is quite similar to that of a classic 
scattering problem. An incident electric field 
i?" is assumed. Then, surface currents J ( f )  
and charges a(?) are induced on the 
conducting planes of concern (power planes), 
and on the surfaces of vertical discontinuities 
such as vias, in responding to the incident 
field. Ground planes and dielectric layers are 
assumed to be infinite in the modeling, and 
are incorporated into the Green's functions. 
The vector sum of the incident and induced 
electric fields needs to satisfy the boundary 
conditions on the remaining conducting 
surfaces, thus an electric field integral 
equation is derived as 
iz x [jo J? (7, 7') . J(?')ds'+V@] =z,iz x J (7 )  ' 
s1+s2 
(1) 
where @ is the induced scalar electiric 
potential; SI  refers to horizontal planes of 
concern; and S2 refers to vertical surfaces of 
vias ardor  ports, as shown in Figure 1; 2 s  is 
surface: impedance of conductor structures; 
and, is a dyadic Green's function for tlhe 
vector magnetic potential. The incident 
electric: field is assumed to be zero in (I), 
since the discretized problem is not solved; 
rather, an equivalent circuit is extracted. 
Therefore, the excitation (source) can be 
easily defined and incorporated in ,the circuit 
simulator. Condutor losses are included and 
characterized by the right-hand-side term in 
(1). At DC and low frequencies where skin 
depth is greater than conductor thickness, the 
surface resistance Rs is constant, and 
1 
0 . h '  
R, =- (2) 
where CF is the conductivity of conductor 
structures, and h is the thickhess of power 
planes or via walls. However, when 
frequency reaches the point where skin depth 
is smaller than conductor thickness, the 
surface impedance increases with square root 
of frequency as [3] 
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Representing the surface impedance as 
enables the characterization of both low- and 
high-frequency conductor-loss behaviors. 
Triangular patches and rectangular 
patches are used to discretize the horizontal 
planes and the surfaces of vertical 
discontinuities, respectively. Vector basis 
functions are employed, and anchored by the 
interior edges of all triangular surface patches 
[4], while the basis functions associated with 
vertical rectangular cells are chosen to have 
the form of one-dimensional linear functions 
and associated only with horizontal edges of 
rectangles [ 5 ] .  The surface currents are 
assumed to flow axially on the vertical 
surfaces, since the height of vias and ports is 
relatively small, normally of less than 100 
mils. Using the standard Method of Moments 
procedure of expansion and testing, (1) 
becomes 
where [i] is the branch current vector; [cp] is 
the node (cell) scalar-potential vector; [A] is 
the connectivity matrix relating mesh cells 
(circuit nodes) and edges (circuit branches); 
[L] is the branch-wise inductance matrix; and, 
[RI is the branch-wise resistance matrix that 
results from the right-hand-side of (1). 
Further, assuming the induced surface charge 
density is constant in every cell, an equation 
can be derived from the continuity equation, 
which is 
where Z,, and P,, are the induced current and 
the injected current associated with Cell n, 
respectively; and, [K]-' is the node-wise 
inverse capacitance matrix. 
Dielectric losses can be accounted for by 
ascribing a complex permittivity to the 
material, i.e., 
where E"=&,  tanS, and tan6 is the loss 
tangent of the material. Values of the loss 
tangent are experimentally measured or given 
by the material manufacturer. The complex 
dielectric constant is used in the derivation 
and calculation of Green's functions. It can be 
shown that only the [K]" matrix is affected 
by the imaginary part of the dielectric 
permittivity, and 
jw[K]-' = w[G,]  + jw[C], (8) 
where the [Gd] and [C] matrices are both real, 
[Gd] is a conductance matrix that results from 
the dielectric losses, and [C] is a pure 
capacitance matrix. 
Based on ( 5 )  and (6), a discretized form of 
the mixed-potential integral equation, 
represented by equivalent circuit elements, 
results 
This equation has a standard form of 
Modified Nodal Analysis that is utilized in 
many circuit simulators. 
111. Circuit Extraction 
Equation (9) gives the nodal 
admittance matrix [Y] of the system as 
[Y] = [AT (R + ;a)-' A] + w[G, 3 + jw[C]. ( 10) 
A circuit model can be easily extracted from 
this admittance matrix. To reduce the 
computational time, a quasi-static 
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approximation of the Green’s functions is 
employed so that the filling of the moment 
matrix needs to be performed only once. This 
approximation imposes an additional mesh 
limitation to keep the extracted circuit valid 
over a given frequency range. This limitation 
is determined by the highest frequency of 
interest, layer staclup, and dielectric 
materials [6] .  
The extracted circuit model from (IO) 
can have an extensive netlist. There is a series 
LR branch in parallel to a parallel CG branch 
between an arbitrary pair of two nodes, as 
well as a shunt parallel CG branch between 
each of the nodes and the ground node, as 
shown in Figure 2 .  For a small number of 
nodes with their surface currents flowing to 
the ground associated with the via 
interconnects, there is also a shunt series LR 
branch connecting them to the ground node. 
The extracted circuit is exported into SPICE 
where various frequency- and time-domain 
simulations are performed. Well-developed 
SPICE models for various sources, loads, 
transmission lines, etc. can be easily 








IV. Calculation of Green’s Functions 
There are two steps in the calculation 
of the Green’s functions in a stratified 
medium. First, the spectral-domain 
expressions are derived based on the concepts 
of the generalized reflection and transmission 
coefficients [ 7 ] ,  where dielectric layers and 
ground planes are assumed of infinite extent 
so the problem is only one-dimensional ( z -  
direction). These spectral-domain expressions 
are then approximated by an expansion of 
complex images as [8],[9] 
where y =  j k z ,  M is the total number of 
complex images, a, ,...aM are complex 
magnitudes, and a ,  ,...aM are complex 
images. The Sommerfeld identity is used to 
obtain the inverse Fourier transform from 
spectral domain to spatial domain as [7] 
( 112) 
Then, the desired spatial-domain expressions 
of Green’s functions are determined from 
(1 1) and (12) as 
Several numerical methods have been 
developed to approximate a spectral-domain 
Oreen’s function into a series of complex 
images, such as the original Prony’s method 
[SI, and the least-square Prony’s method. 
Prony’s methods are known for their high 
sensitivity to noise. The generalized pencil of 
function (GPOF) method was then introduced 
to improve the performance. It was observed, 
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Figure 3: A power bus test geometry. 
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however, that the GPOF method was not 
robust for slowly converging rapidly 
changing functions. A further improvement to 
the GPOF method, denoted the two-level 
approach [9], is used in the CEMPIE 
modeling described in this work. 
V. Power Bus Modeling 
The CEMPIE modeling approach was 
demonstrated by comparison with 
experiment. Figure 3 illustrates a test-board 
geometry, which was a two-layer printed 
circuit board (PCB) with two solid planes 
representing power and ground planes, 
shown in 
respectively. The PCB was fabricated using 
FR-4 dielectric material with a dielectric 
constant of 4.7, and loss tangent of tan6c0.02. 
The layer thickness was 43 mils. There were 
two vertical discontinuities. One was a 
shorting post connecting two planes together, 
and the other was an SMA test probe. The 
input impedance at the test port was measured 
using an HP4291A impedance analyzer. The 
reference plane was located at the input port 
of the test geometry. The modeled results are 
compared with the measurements in Figure 4. 
Good agreement is demonstrated up to 1.8 
GHz, which is the maximum frequency of the 
impedance analyzer. Other IS211 
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measurements showed that CEMPIE modeled 
results agreed well with measurements up to 5 
GHz, provided that the additional mesh 
limitation discussed previously was satisfied. 
VI. Conclusion 
The CEMPIE modeling approach 
provides a useful and powerful tool in 
designing power bus structures, and 
predicting power bus noise distribution. 
Measurements demonstrate the effectiveness 
of the modeling. It can also be used to model 
many SI problems, IC packaging problems 
and other applications with multi-layer 
geometry. 
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